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Abstract—A novel design methodology is proposed to enable
sampling phase-locked loops (SPLL) to synthesise fractional-
N frequencies. To date, SPLL can only generate integer-N
frequencies. The benefit is that the proposed SPLL has the
advantages of both fractional-N phase-locked loop (FN-PLL)
and SPLL, such as the faster frequency switching, a smaller
phase jump and a larger loop gain. Since the frequency divider
can be omitted in SPLL, the associated phase noise, power and
hardware consumption can be ignored. Also, the design work
is simplified, since the complex multi-phase frequency divider is
not needed in the proposed fractional-N sampling phase-locked
loop (FN-SPLL).
I. INTRODUCTION
Phase-locked loop (PLL) based frequency synthesizers are
widely used in modern RF/microwave systems. In general,
they are employed as clock generators or local oscillators (LO)
to supply exactly the required frequencies. In comparison with
integer-N PLLs, the fractional-N PLLs permit higher refer-
ence frequencies, faster frequency switching and lower phase
noise [1]. Thus they are employed in modern communication
systems more and more frequently, although the structure of
the integer-N PLLs is simpler.
The pulse removal technique is one method to syn-
thesise fractional-N frequencies. However, it produces too
many fractional spurs [2]. Digital delta-sigma modulators
(DDSM) [3] [4] are used to solve this problem. PLLs
with DDSM are termed Delta-Sigma Fractional-N PLLs [5].
C. Park [6] introduced a new architecture for fractional-N
PLL, which used a multi-phase voltage-controlled oscillator
(MP-VCO) and a multi-phase frequency divider to do phase
interpolation. This new architecture achieves a smaller phase
jump and less phase noise than the traditional delta-sigma
fractional-N PLLs. C.-H. Heng [7] used a DDSM as the con-
troller of the multi-phase frequency divider to randomise the
interpolated phases. Then the problem of phase mismatching
and spurs is effectively reduced. S. Pamarti [8] added an FIR
filter in the divider controller to eliminate spurs in the multi-
phase fractional-N PLLs.
The design of frequency dividers has become more and
more difficult and complex, especially with the inclusion of
the multi-phase interpolation technique. Fortunately, frequency
dividers may be omitted in sampling PLLs. Thus the noise,
power and hardware consumption of frequency dividers can be
Fig. 1. Sampling phase-locked loop.
ignored in the design process or analysis. Also, the noise from
the phase detector and the charge pump will be reduced to
1/N2 of the original noise density [9], where N is the divisor
of a frequency divider in the conventional PLL. However,
the conventional SPLL is not able to synthesise fractional-
N frequencies and thus cannot achieve the advantages of
fractional-N synthesizers just mentioned. Consequently, it is
to overcome this stumbling block for SPLLs that the work in
this paper is addressed.
The paper is arranged as follows. In Section II, the operation
of the conventional integer-N sampling PLL is described. The
condition required to synthesise fractional-N frequencies is
introduced in Section III-A. The method to achieve the condi-
tion by using the phase interpolation technique is proposed
in Section III-B. In Section III-C, an example is given to
further illustrate the proposed design method. In Section IV,
simulation results are shown to demonstrate the proposed
design method. The conclusion is given in Section V.
II. BACKGROUND TO SAMPLING PLL
The diagram of the SPLL is illustrated in Fig. 1. The key
difference between the SPLL and the conventional PLL is that
the SPLL exploits a sample & hold as the sampling phase
detector (SPD) [10]. The SPLLs have three advantages [11]:
Firstly, the frequency divider and loop filter can be omitted.
Thus their phase noise, power and hardware consumption
can be ignored. Secondly, the spectral purity is quite good,
since the SPD output is a pure DC signal, which reduces
the reference frequency modulation. Thirdly, the SPLL has
no dead zone when it is locked.
As shown in Fig. 2(a), the VCO output and reference signal
are the two inputs of the SPD, and Vsam is the output. It is
assumed that a PMOS transistor works as the analog switch,
Fig. 2. Sampling phase detector: (a)diagram (b)waveform.
then the rising edge of the Ref is the sampling edge. At this
instant, the sampling switch is opened and the sine wave VV CO
is sampled by the square wave Ref , i.e., Vsam is kept at a
constant value equal to the value of VV CO at the Ref rising
edge. The falling edge of the Ref is the tracking edge. The
switch is closed at this instant, and Vsam equals to VV CO, as
shown in Fig. 2(b).
Generally, the zero-crossing point of the VV CO is a DC
voltage, it is assumed as 0 here to aid understanding. If
Vsam 6= 0, it will adjust the VCO frequency until the zero-
crossing point of VV CO and the rising edge of Ref are aligned,
i.e., Vsam always equals to 0 when it is sampled as shown
in Fig. 2(b). At this moment, the VCO frequency will not
be changed, and the SPLL is locked. Note that they will be
aligned only if the frequency ratio of VV CO and Ref
λ = fV CO/fRef (1)
is an integer.
Fig. 3. Waveform of fractional-N frequency.
III. FRACTIONAL-N SAMPLING PLL
A novel design methodology is proposed in this section to
enable the SPLL to generate fractional-N frequencies.
A. Fractional-N Frequencies
As illustrated in Fig. 3, if the frequency ratio of V CO and
Ref is a fraction
λ = fV CO/fRef = N + α (2)
where N is an integer and 0 < α < 1, the value of Vsam
changes at every rising edge of Ref . If the phase of VV CO at
the first rising edge of Ref is assumed as 0, then the phases
at the later rising edges are
φn = (N + α) · 2pi · n (3)
where n = 1, 2, 3, .... The differences between any two
adjacent phases are same:
φn =φn−1 + (N + α) · 2pi
=φn−1 + 2piN + ∆φ (4)
where
∆φ = 2piα. (5)
If every φn is changed to φ′n manually in order to achieve
sin(φ′n) = sin(φn−1) (6)
the zero-crossing point of VV CO and rising edge of Ref are
aligned1 without changing the value of λ, as shown in Fig. 4.
Then φ′n is obtained as
φ′n = φn−1 + 2pi · i (7)
where i = 0, 1, 2.... Since φ′n should be the nearest value to
φn, here i is set as
i = N. (8)
Substitute (8) into (7) and combine with (4) and (5), it is
obtained
φ′n = φn −∆φ. (9)
Fig. 4. Waveform of the modified VCO output.
Fig. 5. Fractional-N sampling phase-locked loop.
1Vsam has two solutions here, since V ′V CO has two values at the Ref
rising edge, as shown in Fig. 4. This issue will be resolved in Sec. III-B.
B. Phase Interpolation
Equation (9) can be achieved by the phase interpolation
technique. The diagram of the proposed architecture is shown
in Fig. 5. A multi-phase voltage-controlled oscillator (MP-
VCO) with (M + 1) outputs is employed instead of the con-
ventional single-phase VCO. The expression for the outputs
of the MP-VCO is
pm = A sin(ωt+ θm) (10)
where A and ω are the amplitude and angular velocity,
respectively, θm denotes the initial phase of the mth output
signal and m = 0, 1, ...,M . Note that the (M + 1) output
signals have the same amplitude and angular velocity, and their
initial phases form an arithmetic progression
θm − θm−1 =θm−1 − θm−2
=∆θ (11)
where
∆θ =
2pi
M + 1
. (12)
The waveform of the outputs of an 8 outputs MP-VCO is
illustrated in Fig. 6. In this case, M = 7 and ∆θ = pi/4.
Fig. 6. Outputs of the 8 phase MP-VCO.
Fig. 7. The phase selector with 8 inputs.
Fig. 8. Waveform of the SPD: the switches are switched at (a) tracking
edges (b) sampling edges.
A phase selector is used to sort and align the (M + 1)
signals as shown in Fig. 5. Then it is possible that the different
outputs of the MP-VCO are sampled at each rising edge of the
reference signal in the required order. The diagram of a phase
selector with 8 inputs is illustrated in Fig. 7. There are 8 PMOS
transistors used as the analog switches. They are all switched
by the controller. The controller turns on different switches
in the required order at each Ref falling edge as shown in
Fig. 8(a). The order is arranged according to the value of the
fractional factor α. Note that there is only one analog switch
turned on at one moment and the switches must be switched
at the tracking edges (falling edges). Since the 8 signals have
the same amplitude and angular velocity, if they are aligned
well at the Ref falling edges, the phases at the Ref rising
edges are the same. If the analog switches are switched at
the sampling edge (rising edge), the Vsam has two values as
shown in Fig. 8(b). Hence, it is preferable to switch at the
falling edge.
C. Case Study
A simple example is given here to illustrate the arrangement
of the order to turn the different switches on. The MP-VCO
has 8 outputs in this example. The frequency ratio of the VCO
output and referent signal is set as 1.25, i.e., N = 1 and
α = 0.25. Firstly, the first switch s0 is switched on, then
pps = p0. The phase of pps at the first rising edge of Ref ,
φps,0 equals to that of p0 at the same moment. Recall equation
(4) and (5), the phase of pps at the second rising edge is
φps,1 =φp0,1
=φp0,0 + 2pi + ∆φ (13)
where
∆φ =
pi
2
(14)
as shown in Fig. 8(a). Substitute (13) into (9), the phase of
pps at this moment should be modified to
φ′ps,1 = φp0,0 + 2pi (15)
equalling,
φ′ps,1 = φp0,1 −∆φ (16)
such that the frequency ratio is kept as 1.25. Since the phase
difference between the adjacent VCO outputs is ∆θ = pi/4
due to (12) in this case, the phase difference between p0 and
p2 can achieve the required ∆φ
φp2,1 =φp0,1 − 2∆θ
=φp0,1 −∆φ. (17)
Combining (16) and (17), it follows:
φ′ps,1 = φp2,1. (18)
Thus the analog switch s2 should be turned on at the second
falling edge of Ref . With the same method, it follows that
the switches should be turned on in the following order,
s0 −→ s2 −→ s4 −→ s6 −→ s0.... Note that the fractional
factor α has to be the multiple of 1/(M + 1). Otherwise, a
solution of (18) cannot be found. This is the disadvantage of
all phase interpolation based multi-phase fractional-N phase-
locked loops.
IV. SIMULATION RESULTS
The proposed method is verified by simulation in Mat-
lab/Simulink. The reference frequency is 5 MHz and the
desired VCO frequency is 6.25 MHz. Thus their frequency
ratio is 1.25, M = 1 and α = 0.25, as in the example above.
Fig. 9 shows the frequency spectrum prior to locking and there
are a lot of undesired frequencies, since the VCO frequency is
being adjusted by Vsam at this stage. When the zero-crossing
point of the phase selector output pps and the rising edge of
reference signal are aligned, the SPLL is locked as shown in
Fig. 10.
Fig. 9. Spectrum of the non-locked fractional-N SPLL.
V. CONCLUSION
A methodology has been proposed to enable sampling
phase-locked loops to synthesise fractional-N frequencies. The
novel PLL then has the advantages of both conventional SPLLs
and fractional-N PLLs. The multi-phase frequency divider
Fig. 10. Spectrum of the locked fractional-N SPLL.
with a quite complex architecture can be omitted, and its
phase noise, power and hardware consumption is ignored. The
SPLL can achieve a smaller phase jump and faster frequency
switching as is the case with multi-phase fractional-N PLLs.
The disadvantage is that the fractional factor α depends on
the number of VCO outputs. This issue will be addressed in
future work.
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